Source-to-drain tunneling is investigated for Si triple-gate nanowire transistors. The full-band quantum transport problem is solved in an atomistic basis using the nearestneighbor sp 3 d 5 s * tight-binding method. It is self-consistently coupled to the threedimensional calculation of the electrostatic potential in the device using the finite element method. This procedure is applied to the computation of I d − V gs transfer characteristics of transistors with different channel orientations such as [100], [110], [111], and [112] for gate lengths ranging from 4 nm to 13 nm. The subthreshold swing S is then extracted from the results to determine the scaling limit of nanowire transistors.
Introduction
To further reduce the size of active devices, such as field-effect transistors (FETs), the emergence of new structures and materials is highly required. Nanowire FETs illustrate this miniaturization trend. They are composed of source, gate, and drain regions with extensions of only a few nanometers in the directions of confinement [1] . If the physical gate is long, the current will flow above the gate-induced potential barrier only. However, as the gate length of these nanowire transistors decreases, tunneling from source to drain becomes important for electrons. It increases the subthreshold swing S and the OFF-current, and therefore degrades the transistor performances. Ideally, S should be equal to 60 mV/decade at room temperature. In this paper, a three-dimensional full-band study of source-to-drain tunneling is performed for Si triple-gate nanowire transistors.
Method
To model source-to-drain tunneling, the three-dimensional full-band Schrödinger equation is solved for each injection energy with open boundary conditions [2] . The resulting atomistic wave functions are used to obtain the transmission from source to drain and the local density-of-states, which lead to the drain current I d and the electron charge n, respectively. The Schrödinger equation is self-consistently coupled to the Poisson equation, which is solved with a finite element ansatz assigning point charges only to atom positions. The oxide layers are excluded from the transport calculation, but are included in the computation of the electrostatic potential. The nearest-neighbor tight-binding method [3] is chosen as band structure model. In the sp 3 d 5 s * variant, 19 independent fitting parameters are necessary to reproduce the complete Si bulk band structure [4] . It is assumed that these parameters do not change when used for nanostructures. The surface atoms are passivated by increasing their dangling bond energy [5] . Surface reconfiguration is not considered in this paper. Figure 1 shows the schematic view of a Si triple-gate nanowire transistor with a gate length L g varying from 4 nm to 13 nm. The transport direction x is divided into slabs, or wire unit cell, containing N A atoms and having a width of ∆. It is aligned with either [100] (N A =128, ∆=0.543 nm), [110] (N A =88, ∆=0.384 nm), [111] (N A =210, ∆=0.941 nm), or [112] (N A =154, ∆=0.665 nm). In order to illustrate the behavior of source-todrain tunneling, the energy-and position-resolved drain current is depicted in Figs. 2 and 3 for different channel lengths and crystal orientations. Scattering has no significant effect on the subthreshold slope. Hence it is not included in the simulation, which conserves the spectral current along the device. The shorter the gate becomes, the higher the probability that an electron travels from source to drain through the barrier. This can be seen in the transfer characteristics I d −V gs in Fig. 4 and in the corresponding subthreshold swing curves in Fig. 5 . Values for S are also reported in Table 1 . Source-to-drain tunneling drastically increases the subthreshold swing S when L g shrinks to 4 nm. For all the transport directions considered in this work, S becomes larger than 80 mV/decade in this case. A gate length L g as short as 7 nm does not affect too much the transistor performances for a channel along the [6] , it limits the gate length scaling by increasing the tunneling probability, the OFF-current, and the subthreshold swing. On the other side, a large effective mass m * in transport direction restricts source-to-drain tunneling, but does not allow to achieve high ON-current.
Results

Conclusion
A three-dimensional full-band study of Si triple-gate nanowire transistors shows that source-to-drain tunneling is an important limiting factor in devices with a low transport effective mass and a short gate length. This particularly concerns transistors having channels aligned with [110] and gate lengths smaller or equal to 7nm. 
